## Amendments to the Specification:

In the Specification:
Please replace the paragraph beginning on page 1, line 7
with the following amended paragraph:
U.S. Patent Application Serial No. [[]] 10/015,994,
filed [[]] November 1, 2001, titled "WEIGHTED FAIR
QUEUE SERVING PLURAL OUTPUT PORTS" (IBM Docket No.
ROC920010200US1);
Please replace the paragraph beginning on page 1, line 11
with the following amended paragraph:
U.S. Patent Application Serial No. [[]] 10/015,760,
filed [[]] November 1, 2001, titled "WEIGHTED FATR
QUEUE HAVING ADJUSTABLE SCALING FACTOR" (IBM Docket No.
ROC920010201US1);
Please replace the paragraph beginning on page 1, line 15
with the following amended paragraph:
U.S. Dahamb Danikian Garian and Artist Control
U.S. Patent Application Serial No. [[]] 10/002,085,
filed [[]] November 1, 2001, titled "EMPTY
INDICATORS FOR WEIGHTED FAIR QUEUES" (IBM Docket No.
ROC920010202US1);
Please replace the paragraph beginning on page 1, line 19
with the following amended paragraph:
with the following amended paragraph.
U.S. Patent Application Serial No. [[]] 10/004,373,
filed [[]] November 1, 2001, titled "QoS SCHEDULER

AND METHOD FOR IMPLEMENTING PEAK SERVICE DISTANCE USING NEXT PEAK SERVICE TIME VIOLATED INDICATION" (IBM Docket No.

ROC920010203U51); Please replace the paragraph beginning on page 1, line 24 with the following amended paragraph: U.S. Patent Application Serial No. [[\_\_\_\_]] 10/002,416, filed [[\_\_\_\_]] November 1, 2001, titled "QoS SCHEDULER AND METHOD FOR IMPLEMENTING QUALITY OF SERVICE WITH AGING STAMPS" (IBM Docket No. ROC920010204US1); Please replace the paragraph beginning on page 1, line 28 with the following amended paragraph: U.S. Patent Application Serial No. [[\_\_\_\_]] 10/004,440, filed [[ ]] November 1, 2001, titled "QoS SCHEDULER AND METHOD FOR IMPLEMENTING QUALITY OF SERVICE WITH CACHED STATUS ARRAY" (IBM Docket No. ROC920010205US1); and Please replace the paragraph beginning on page 2, line 1 with the following amended paragraph: U.S. Patent Application Serial No. [[\_\_\_\_]] 10/004,217, filed [[ ]] November 1, 2001, titled "QoS SCHEDULER

AND METHOD FOR IMPLEMENTING QUALITY OF SERVICE ANTICIPATING THE END OF A CHAIN OF FLOWS" (IBM Docket No. ROC920010206US1).

Please replace the paragraph beginning on page 5, line 12 with the following amended paragraph:

As shown in FIG. 2, the scheduling queue 42 is associated with a respective output port 44 of the first data flow chip 12. It is to be understood that the output port 44 is one of the first switch ports 16 illustrated in FIG. 1. (However, if the data flow chip/scheduler pair under discussion were the egress side data flow chip 14 and scheduler chip 38, then the output port 44 would be one of the network ports 22.) Although only one scheduling queue 42 and one corresponding output port 44 are shown, it should be understood that in fact there may be plural output ports and corresponding scheduling queues each assigned to a respective port. (However, according to an alternative embodiment, disclosed in co-pending patent application Serial No. [[\_\_\_\_]] 10/015,994, filed [[\_\_\_\_\_]] November 1, 2001 (Attorney Docket No. ROC920010200US1), a group of output ports may be associated with each scheduling queue 42. This co-pending patent application is incorporated herein by reference.)